Going back to the seminal paper [FSS84] by Furst, Saxe, and Sipser, analogues between polynomial time classes and constant depth circuit classes have been considered in a number of papers. Oracles separating polynomial time classes have been obtained by diagonalization making essential use of lower bounds for circuit classes. In this note we show how separating oracles can be obtained uniformly from circuit lower bounds without the need of carrying out a particular diagonalization. Our technical tool is the leaf language approach to the definition of complexity classes.
Introduction
A major breakthrough in proving lower bounds in complexity theory was achieved in the early eighties by Furst, Saxe, and Sipser [FSS84] who proved that the parity function requires super-polynomial size when computed by constant depth circuits, i.e. par 6 2 AC 0 . In their seminal paper they also pointed out a connection between the constant depth circuit class AC 0 and the polynomial time hierarchy [Sto97] . They showed that if one could prove that parity cannot be done by quasi-polynomial size constant depth circuits then there is an oracle separating the polynomial hierarchy from PSPACE. This bound (and therefore also the existence of such an oracle) was later achieved by Yao [Yao85] .
The connection between AC 0 and the polynomial hierarchy, and more exactly between depth k AC 0 and the class p k from the polynomial hierarchy, was made precise by Håstad [Hås88] . He gave in detail oracle constructions by diagonalization, where the diagonalization essentially depends on circuit lower bounds.
This approach has since then been employed fruitfully a number of times, see e.g. [Hås88, Ko89, Gre91, BU97] -to name only very few examples. However, all the times the actual construction of the oracle requires a diagonalization where one has to show by a stage construction that a certain test language is not contained in a given complexity class. That the diagonalization works is always a consequence of a circuit lower bound.
In this paper we prove a uniform diagonalization theorem. We give a general result which without further ado gives separating oracles from circuit lower bounds. Our result shows that once the main combinatorial work has been done (by giving the lower bound), the existence of a corresponding oracle follows immediately-to explicitly define a test language and give a stage construction of the oracle (as in all the above cited papers) thus becomes obsolete. We demonstrate the applicability of our method by reproving some of the older results in just a few lines. Though we will give only three examples in Sect. 5 it should be remarked that we know of no result in the literature where an oracle was constructed building on a circuit lower bound, which could not be obtained using our general theorem.
Our uniform diagonalization theorem is an application of the general oracle construction method from [BCS92, Ver93] . In order to be able to use it we point out some relations between polynomial time classes and constant depth classes which a reader interested in leaf language characterizations [HLS + 93, JMT94, BS97] might find interesting in its own.
We then turn to the "nagging question" [For97] if there is an oracle Y that separates P PP from PSPACE. This is beyond the frontier of what can be achieved by the currently known separation techniques. We give an easy to state sufficient criterion for the existence of such an oracle, and moreover, we give the (to our best knowledge) first statement in terms of circuit classes which is equivalent to the existence of Y above.
We consider this result interesting since it was not known before what the analogues of P ( ) classes are in the circuit world.
In the same spirit we finally turn to the question of oracle separability of PSPACE from MidbitP and PP P and give equivalent statements in terms of circuits.
Preliminaries
We assume the reader is familiar with basic complexity theory notions; refer to the standard literature [BC94, Pap94, BDG95] .
In the early nineties a general method to obtain oracle separations was given independently in [BCS92, Ver93] . This became later known as the leaf language approach to the definition of complexity classes [HLS + 93, Pap94] . In the sequel we use it as our main technical tool. For this, let M be a nondeterministic Turing machine, halting on every path, with some order on the nondeterministic choices. consists of the union over all A 2 C of the classes BalancedLeaf P (A).
The leaf language notion was very recently generalized in [BS97, Vol97] as follows: Let C be a complexity class and A be a set of binary strings. Then A C consists of all languages L for which there exist some B 2 C and a function f 2 FP such that for all x, x 2 L () (c B (x; 1)c B (x; 2) c B (x; f(x)) 2 A. It can be seen that A P = BalancedLeaf P (A). Below, we will use the following shorthand: 
Circuit Classes
In the following, g 1 ; : : :; g k will denote families of boolean functions, i.e. g i = (g n i ) n2N , where g n i : f0; 1g n ! f0; 1g. We will freely identify a family g i of boolean functions with the subset of f0; 1g whose characteristic function is given by the family, i.e. with the set x g jxj i (x) = 1 .
We have to use the following families of boolean functions:
, where _ n (x 1 ; : : :; x n ) = 1 () P n i=1 x i > 0. ^= (^n) n2N , where^n(x 1 ; : : :; x n ) = 1 () P n i=1 x i = n. u = (u n ) n2N , u n (x 1 ; : : :; x n ) = 0 if P n i=1 x i = 0, u n (x 1 ; : : :; x n ) = 1 if P n i=1 x i = 1, and u n (x 1 ; : : :; x n ) is undefined otherwise. This means that if we construct circuits using u gates, we have to ensure the promise that they never have more than one input wire which carries the value 1. mod k = (mod n k ) n2N , where mod n k (x 1 ; : : :; x n ) = 1 () P n i=1 x i 6 0 (mod k). We set par = mod 2 . maj = (maj n ) n2N , where maj n (x 1 ; : : :; x n ) = 1 ()
We want to consider families of unbounded fan-in circuits, where the gate types are such families of boolean functions. Let C g 1 ; : : :; g k ] be the class of all languages L for which there exists a family C = (C n ) n2N of unbounded fan-in boolean circuits of polynomial size and constant depth, where more precisely we require that the circuits are leveled, the depth is exactly k, and on level i we have only gates of type g i for 1 i k. On the input level we have input variables as well as their negations. qC g 1 ; : : :; g k ] is defined analogously but now we allow quasi-polynomial size, i.e. the size of C n must be bounded by some 2 log c n for c 2 N. Circuits as just described are called "stratified circuits" in the literature [MT93, Reg97] . When we want to place a restriction on the fan-in of gates on certain levels, we denote the maximal fan-in in parentheses after the gate type, for example C g 1 ; : : :; g k (f)] would refer to the class C g 1 ; : : :; g k ] where our circuits additionally fulfill the property that the g k gates on level 1 have fan-in bounded by f.
Let us consider some examples. We have AC 0 k = C _;^; : : :
], and TC 0 k = C maj; maj; : : :
]. For the purpose of this paper, a depth k + 1 perceptron will be a circuit of the form C maj; _;^; : : : ]. If in the above examples we only require quasi-polynomial size we get the classes qAC 0 , qTC 0 , and qNC. Observe that in the quasi-polynomial context there is only one analogue of the possibly distinct classes L (logarithmic space), NC 1 , and NC: this is just the class qNC which equals polylogarithmic space on Turing machines. For more background on quasi-polynomial size circuit complexity, we want to refer the reader to Barrington's excellent survey [Bar92] .
We will require our circuit families C to be DLOGTIME-uniform [BIS90, BI94, Bar92] meaning that the direct connection of C is can be recognized in time logarithmic in the size of the circuit. Observe that this means that for polynomial size circuits questions about C n can be answered in time logarithmic in n whereas for quasi-polynomial size the time is polylogarithmic in n. Our computation model for sub-linear time here is the standard one, i.e. machines with index tape and random access input tape. The index tape is not erased when an input query is made. For more background, refer to [RV97] . Proof. To prove (g 1 ; : : :; g k )P BalancedLeaf P (C g 1 ; : : :; g k ]), consider a language A 2 (g 1 ; : : :; g k )P. We can think of A as being recognized by a polynomial time nondeterministic Turing machine M which on input x produces a computation tree which consists first of k levels of sequences of nondeterministic branches. In these levels the results of the nondeterministic computations are evaluated according to the languages g 1 ; : : :; g k . The bottom part of the computation tree consists out of polynomially long deterministic paths. M is a generalized Turing machine in the sense of Goldschlager and Parberry [GP86] . Now we just have to consider the circuit family C that immediately reflects the evaluation scheme of this machine M. This family is certainly uniform since to answer questions about the direction connection language we have to follow polynomially long computation paths of M which requires time logarithmic in the size of C.
To prove BalancedLeaf P (qC g 1 ; : : :; g k ]) (g 1 ; : : :; g k )P, we are given a nondeterministic machine M producing a leaf word and a circuit family C deciding the leaf language. Define a machine M 0 which starting with the output gate incrementally constructs the circuit by calling a subroutine deciding the direct connection language (this can be done in time polynomial in the input length), and then branches accordingly. 
Reducibilities
In order to state the main result from [BCS92, Ver93] we have to consider a reducibility notion among leaf languages.
Define A to be polylogarithmic time bit-reducible to B, in symbols: A plt m B, if there are two functions f; g computable deterministically in polylogarithmic time where f is zero-one-valued, such that for all x, x 2 A () f(x; 1)f(x; 2) f(x; g(x)) 2 B:
The following was proved in [BCS92, Ver93]: plt m B. We want to use this criterion in the following to get oracle separations from circuit lower bounds. For this end, we have to consider reductions defined by circuits. Let C be one of the circuits classes defined in Sect. 3. We say that A C m B if A is many-one reducible to B where the reduction function f can be computed by C circuits. This means that every bit of f(x) can be computed by a C circuit, and in the case of polynomial size circuits, the length of f(x) is polynomial in the length of x; and in the case of quasi-polynomial size circuits, the length of f(x) is quasi-polynomial in the length of x. Proof. Suppose A plt m B. Then there is some function f computable in polylogarithmic time producing the bits of the image of the reduction. Given now an input x suppose we want to compute the i-th bit of the image of the reduction, i.e. we want to compute f(x; i). Due to the time restriction of this computation only a polylogarithmic part of the input x can be accessed. Which part of the input is actually looked at however depends on the particular input. But we can certainly describe the outcome of every such possible computation by an AND-gate of polylogarithmic fan-in. The inputs of such a gate are one possible set of accessed input bits. Now f(x; i) is one if and only if one of these ANDs evaluates to true. This proves the first statement.
To prove statement 2, we only have to observe that due to the construction above always at most one AND-gate can evaluate to true, since given an actual input it is determined which path the machine will take, and only the AND gate corresponding to this path will output a 1.
This observation also proves statement 3. For statement 4, we remark that by Fermat's little theorem we can-if k is a prime number-easily go to the complementary case which by de Morgan transforms the AND gates into OR gates.
The circuit family is uniform in all four cases. It consists of a top gate (of type _, u, or mod k ) connected to all gates on the next level. To decide connections of an AND gate we have to follow paths of the computation of f(x; i) to find out which inputs will be looked at. Since this computation is polylogarithmic time bounded, the uniformity follows. u
For use in the upcoming section, we notice the following observation which is immediate from the definitions. Theorem 4.4. Let g be one of the sequences (_;^(log O(1) n)), (u;^(log O(1) n)), ( Special cases are Corollary 5.3, but also TC 0 qACC 0 () qTC 0 = qACC 0 , and many more.
5.3
P vs. PP
PH
We next turn to three examples where we show how to obtain known relativizations very easily using our uniform diagonalization theorem. Proof. Let f n k be the Sipser function [BS90] . From Theorem 3.1 we see that
Berg and Ulfberg [BU97] show that f n k 6 2 qC maj; _;^; : : :
;^(log O(1) n)] qC maj;^; _; : : :
Thus from Lemma 4.2 we see that f n k cannot be Proof. Wagner [Wag90] showed that the class P NP can be characterized by nondeterministic polynomial time Turing machines which accept their input if and only if the rightmost accepting path has an odd number. Defining ODDMAXBIT = def (x 1 x n ) max i x i = 1 1 (mod 2) ;
we thus get: BalancedLeaf P (ODDMAXBIT) = P NP . Beigel [Bei94] showed that ODDMAXBIT is not represented by the sign of a low degree polynomial with small coefficients. Stated in terms of circuits this means:
ODDMAXBIT 6 2 qC maj;^(log O(1) n)]. Proof. Define the class MedP to consist of those functions f for which there exists a nondeterministic polynomial time Turing transducer M (i.e., a machine which produces an output string on each of its paths) such that for every x, f(x) is the median of M's outputs on input x. It is known [Vol94] that there is a function f 0 2 MedP such that the set x f 0 (x) 0 (mod 2) is complete for P PP under polynomial time many one reductions.
The claim of the theorem now follows by simple normalization of a machine M 0 for f 0 , i.e. producing equal length computation paths and inserting missing paths (thus making M 0 balanced), and producing equal length outputs distributed bit by bit over neighboring paths. u
If we now look at the set S 5 , we get a very concise condition for the existence of an oracle separating P PP from PSPACE. Proof. Similar to the proof of Corollary 5.12. For the implication (3) =) (1) we this time use the fact that PH is low for PP P which can be seen applying the techniques leading to the first part of Toda's theorem [Tod91] . u
Finally, let us remark that since PP P MidbitP P PP [Tod91] , the last three subsections reflect different degrees of our unability to separate PSPACE from a superclass of PP.
